电路pcb设计规格(Circuit PCB design specification).doc
文本预览下载声明
电路pcb设计规格(Circuit PCB design specification)
Title: one of the details of the manufacturing process
Content:
Detailed manufacturing process (necessary for Engineers)
Please transfer to your electronic design engineer
The first-class production from the first-class design, with our production cannot do without your design, please cooperate with engineers press a Jiali production process for detailed design
First, the relevant design parameters detailed:
I. lines
1. minimum linewidth: 6mil (0.153mm). That is to say if the linewidth is less than 6mil will not be produced, if conditions permit, the bigger the better design, better production factory large linewidth, high yield, the more general design routine at around 10mil this point is very important, the design must be considered
2. minimum line spacing: 6mil (0.153mm). Is the minimum line spacing, line to line, line to pad the distance less than 6mil from a manufacturing perspective, the bigger the better, in general 10mil, of course the design conditions, the bigger the better this is very important, the design must be considered
3. line to line spacing 0.508mm (20MIL)
Two.Via through hole (commonly known as conductive hole)
1. minimum pore size: 0.3mm (12mil)
2. minimum through-hole (VIA) hole diameter is not less than 0.3mm (12mil), the pad unilateral can not be less than 6mil (0.153mm), preferably better than 8mil (0.2mm), big is not limited (see Figure 3), this point is very important, design must consider
3. through hole (VIA) hole to hole spacing (Kong Bian to Kong Bian) can not be less than: 6mil is better than 8mil, this point is very important, design must consider
4, pad to line spacing 0.508mm (20MIL
Title: detailed description of the manufacturing process two
Content:
Three.PAD pad (commonly known as plug-in hole (PTH))
1, the size of your plug-in components to set, but must be greater than your pin components, suggest greater than 0.2mm at least that 0.6 components of pins, you at least have designed 0
显示全部